

2815\$
#19 / 155
9-17-03
et al.

Patent

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): Lap-Wai Chow, et al.) Re: Information Disclosure
Serial No.: 09/768,904) Statement
Group: 2815
Examiner: Nguyen, Joseph H.
Filed: January 24, 2001)
Our Ref: B-3964 618029-3
For: "INTEGRATED CIRCUITS PROTECTED)
AGAINST REVERSE ENGINEERING...") Date: September 5, 2003

Commissioner for Patents
P.O. Box 1450
Alexandria VA, 22313-1450

Sir:

In accordance with the Applicants' duty to disclose information which may be material to the examination of this application, the undersigned respectfully requests that the Examiner consider on the merits the documents listed on the enclosed Form PTO-1449 (modified) before issuing the first Office Action on the merits. We are enclosing herewith a copy of each document listed on the enclosed Form PTO-1449 (modified).

It should be noted that the above-identified application is related by subject matter to the following U.S. Application(s): 09/882,900, filed June 15, 2001, 09/363,826, filed October 25, 2000, 10/132,523, filed April 24, 2002, 09/882,892, filed June 15, 2001, 10/619,981, filed July 14, 2003, 60/378,155, filed May 14, 2002, and 10/438,689, filed May 14, 2003. The Examiner should consider this information during the prosecution of the above-identified application.

The documents listed on the enclosed Form PTO-1449 (modified) include those cited in the International Search Report for the corresponding International Patent Application No. PCT/US02/00123 (4 pages), those cited in the International Search Report for a related International Patent Application No. PCT/US02/19074 (4 pages), and those cited in the PCT Written Opinion for the

RECEIVED
SEP 11 2003
TECHNOLOGY CENTER

09/10/2003 SDENR001 00000011 09768904
180.00 OP
01 FC:1806

Information Disclosure Statement
USSN 09/768,904
September 5, 2003
Page 2

corresponding PCT application no. PCT/US02/00123 (4 pages). A copy of each Search Report and a copy of the PCT Written Opinion are enclosed herewith.

Japanese Document No. 10-256398 is not in English. An English-language abstract of Japanese Document No. 10-256398 is also enclosed.

Japanese Document No. 61-147551 is not in English. An English-language abstract of Japanese Document No. 61-147551 is also enclosed.

International Document No. WO 98/57373 is not in English. An English-language abstract of International Document No. WO 98/15757 can be found on page one of the document.

The filing of this Information Disclosure Statement (IDS) shall not be construed as a representation that a search has been made (37 C.F.R. 1.97(g)), an admission that the information cited is, or is considered to be, material to patentability, or that no other material information exists.


This IDS is being submitted after receiving an Office Action on the merits, but before receiving a Final Rejection or Notice of Allowance, and is accompanied by a check for \$180, which is the fee specified in 37 C.F.R. § 1.17(p). Thus, this IDS should be fully considered on the merits, in accordance with 37 C.F.R. § 1.97(d).

The filing of this Information Disclosure Statement shall not be construed as an admission against interest in any manner. (Notice of January 9, 1992, 1135 O.G. 13-25, at 25.)

Information Disclosure Statement
USSN 09/768,904
September 5, 2003
Page 3

The person making this statement is the practitioner who signs below on the basis of information supplied by an individual associated with the filing and prosecution of this application (37 C.F.R. § 1.56(c)) and on the basis of information in the practitioner's file.

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first-class mail in an envelope addressed to the "Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450", on September 5, 2003 by Alexis Karriker.




Respectfully submitted,



Ross A. Schmitt
Attorney for Applicant
Reg. No. 42,529

LADAS & PARRY
5670 Wilshire Boulevard
Suite 2100
Los Angeles, CA 90036
(323) 934-2300

Enclosures: Form PTO-1449 (modified) (2 pages)
Copy of Search Report for PCT/US02/19074 (4 pages)
Copy of Search Report for PCT/US02/00123 (4 pages)
Copy of Written Opinion for PCT/US02/00123 (4 pages)
Copy of documents listed on Form PTO-1449 (modified)
A check for \$180.00




Information Disclosure Statement
USSN 09/768,904
September 5, 2003
Page 4

Form PTO-1449 (Modified)	ATTY DOCKET NO. B-3964 618029-8	U.S. SERIAL NO. 09/768,904
LIST OF PATENTS AND PUBLICATIONS STATEMENT	APPLICANT(S) Lap-Wai Chow, et al.	
	FILING DATE January 24, 2001	GROUP 2815

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	ISSUE DATE	NAME	CLASS	SUBCLASS	FILING DATE or 102(e) DATE IF APPROPRIATE
	4,322,736	3/1982	Sasaki et al.	257	369	
	5,177,589	1/1993	Kobayashi et al.	257	773	
	5,225,699	7/1993	Nakamura	257	306	
	5,317,197	5/1994	Roberts	257	401	
	5,345,105	5/1994	Sun et al.	257	659	
	5,404,040	4/1995	Hshieh et al.	257	341	
	5,412,237	5/1995	Komori et al.	257	306	
	5,677,557	10/1997	Wuu et al.	257	382	
	5,821,590	10/1998	Lee et al.	257	377	
	5,854,510	12/1998	Sur, Jr., et al.	257	529	
	5,888,887	3/1999	Li et al.	438	529	
	5,930,667	7/1999	Oda	438	622	
	5,998,257	12/1999	Lane et al.	438	253	
	6,037,627	3/2000	Kitamura et al.	257	324	
	6,137,318	10/2000	Takaaki	326	112	

RECEIVED
SEP 11 2003
TECHNOLOGY CENTER 2800



Information Disclosure Statement

USSN 09/768,904

September 5, 2003

Page 5

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	PUBLICATION DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES/NO
	0 186 855 A2	7/1986	EP			
	0 920 057 A2	6/1999	EP			
	10-256398	9/1998	JP			abstract
	61-147551	7/1986	JP			abstract
	98/57373	12/1998	WO			abstract

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	Blythe, et al., "Layout Reconstruction of Complex Silicon Chips," <i>IEEE Journal of Solid-State Circuits</i> , pp. 138-145 (February 1993).
	Ng, K.K., <i>Complete Guide to Semiconductor Devices</i> , McGraw-Hill, Inc., pp 164-165 (1995).
	IBM_TDB, "Double Polysilicon Dynamic Memory Cell with Polysilicon Bit Line," pp 3828-3831 (February 1979).
	IBM_TDB, "Static Ram Double Polysilicon Process," pp 3683-3686 (January 1981).

EXAMINER	DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

RECEIVED
SEP 11 2003
TECHNOLOGY CENTER 2800